Repository logo
Collections
Browse
Statistics
  • English
  • हिंदी
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Theses and Dissertations
  3. M Tech Dissertations
  4. FPGA implementation of environment/noise classification using neural networks

FPGA implementation of environment/noise classification using neural networks

Files

201011031.pdf (4.95 MB)

Date

2012

Authors

Ambasana, Nikita B.

Journal Title

Journal ISSN

Volume Title

Publisher

Dhirubhai Ambani Institute of Information and Communication Technology

Abstract

The purpose of this thesis is to give an insight into the implementation of a system of neural networks, for the tasks of Noise/Environment Modeling, Feature Extraction and Classification of Noise/Environment, on a Field Programmable Gate Array (FPGA). A methodology for creating baseline architecture for a new system of neural networks has been followed, to give worst case estimates. After necessary analysis an estimate of hardware utilization, within a specific FPGA (XC3S250E Spartan 3E Device) and the Time for Computation, for each of the machines used, is given. It also summarizes the Performance-Price Ratio in terms of Time of Computation and Hardware for Logic simplementation, for different degrees of parallelism in the system.

Description

Keywords

FPGA, Field Programmable Gate Array, Neural networks

Citation

Ambasana, Nikita B. (2012). FPGA implementation of environment/noise classification using neural networks. Dhirubhai Ambani Institute of Information and Communication Technology, ix, 42 p. (Acc.No: T00362)

URI

http://ir.daiict.ac.in/handle/123456789/399

Collections

M Tech Dissertations

Endorsement

Review

Supplemented By

Referenced By

Full item page
 
Quick Links
  • Home
  • Search
  • Research Overview
  • About
Contact

DAU, Gandhinagar, India

library@dau.ac.in

+91 0796-8261-578

Follow Us

© 2025 Dhirubhai Ambani University
Designed by Library Team