Repository logo
Collections
Browse
Statistics
  • English
  • हिंदी
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Theses and Dissertations
  3. M Tech Dissertations
  4. All-digital delay-line based ultra wide band transmitter architecture in 0.18m CMOS

All-digital delay-line based ultra wide band transmitter architecture in 0.18m CMOS

Files

201211011.pdf (4.47 MB)

Date

2014

Authors

Patel, Chirag R.

Journal Title

Journal ISSN

Volume Title

Publisher

Dhirubhai Ambani Institute of Information and Communication Technology

Abstract

Ultra-Wide Band (UWB) technology has recently become a viable option for commercial wireless applications that require high data-rate and ultra low power demand. UWB technology operates between the frequency range of 3.1 GHz to 10.6 GHz and has to comply with Federal Communications Commission (FCC) standards with Power Spectral Density (PSD) below -41.3 dBm, that is also the lowest among all existing wireless systems. Thus it has a low communication range with high spatial resolution. Therefore, it finds applications in imaging and high precision positioning systems other than wireless sensor systems.

Typically the UWB transmitters are implemented either using Orthogonal Frequency Division Multiplexing (OFDM) or base band techniques. Of all, the all digital technique finds interest within the research community due to the energy efficiency and benefits associated with current and future CMOS scaling. The proposed thesis discusses an all-digital UWB transmitter architecture based on all digital technique. It employs a delay line based architecture that works with Pulse Positioning Modulation (PPM), On Off Keying (OOK) and Delay Based Binary Phase Shift Keying (DB-BPSK) modulation schemes at two variable center frequencies (3.75GHz and 4.25GHz) with a fixed 500MHz bandwidth. The design also satisfies FCC indoor power spectral density requirements.

We compare proposed design with the state of the art and conclude that it is comparable to existing designs and in certain cases better in view of the CMOS technology being used. The proposed design is implemented in 0.18mm technology based on a custom digital design employs OOK, PPM and DBBPSK Modulation Schemes. The Pulse Repetition Frequency (PRF) can be 100M, with 2 center frequencies (3.75GHz and 4.25GHz) with output amplitude of 120mV and achieves Energy/pulse at 16.59 pJ/p.

Description

Keywords

Ultra-Wideband Architecture, CMOS

Citation

Patel, Chirag R. (2014). All-digital delay-line based ultra wide band transmitter architecture in 0.18m CMOS. Dhirubhai Ambani Institute of Information and Communication Technology, ix, 56 p. (Acc.No: T00446)

URI

http://ir.daiict.ac.in/handle/123456789/483

Collections

M Tech Dissertations

Endorsement

Review

Supplemented By

Referenced By

Full item page
 
Quick Links
  • Home
  • Search
  • Research Overview
  • About
Contact

DAU, Gandhinagar, India

library@dau.ac.in

+91 0796-8261-578

Follow Us

© 2025 Dhirubhai Ambani University
Designed by Library Team