Repository logo
Collections
Browse
Statistics
  • English
  • हिंदी
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Theses and Dissertations
  3. M Tech Dissertations
  4. Design and Implementation of Low Power Superscalar Processors

Design and Implementation of Low Power Superscalar Processors

Files

201611034_Fatema Kotawala.pdf (3.47 MB)

Date

2018

Authors

Kotawala, Fatema

Journal Title

Journal ISSN

Volume Title

Publisher

Dhirubhai Ambani Institute of Information and Communication Technology

Abstract

This thesis presents an 8-stage low power Superscalar processor. Since there has come an upper limit on the frequency that a single core inline processor can provide, to improve performance we need to exploit concepts like deeper pipelining and Instruction Level Parallelism (ILP). Parallel execution of a number of instructions gives better performance. But, to achieve low power at the same time along with higher performance is a challenge. The superscalar processor in this work is designed with 8 stages as a 2-way processor, which allows at a time 2 instructions to run and complete in parallel. The processor has been designed using Verilog HDL. Front-End analysis for the same has been done with the help of Cadence RTL Encounter Compiler. To achieve low power, clock gating has been applied. The library used for implementing the RTL is NLDM 45nm Nangate library. The frequency at which the designed processor worked fine is 200 MHz with the total power consumption found to be 51.5 mW.

Description

Keywords

Personal computers, Computer architecture

Citation

Kotawala, Fatema (2018). Design and Implementation of Low Power Superscalar Processors. Dhirubhai Ambani Institute of Information and Communication Technology, viii, 61 p. (Acc. No: T00721)

URI

http://ir.daiict.ac.in/handle/123456789/755

Collections

M Tech Dissertations

Endorsement

Review

Supplemented By

Referenced By

Full item page
 
Quick Links
  • Home
  • Search
  • Research Overview
  • About
Contact

DAU, Gandhinagar, India

library@dau.ac.in

+91 0796-8261-578

Follow Us

© 2025 Dhirubhai Ambani University
Designed by Library Team